

RIYA Discrete Schematics Document

AMD Giffin CPU S1G2

VGA ATI M92S2-LP

RS780M + SB700

2009-08-25

REV : A00

DY : Nopop Component

TABLE OF CONTENTS


01_Cover Page	41_VREG : +VCC_GFX_CORE
02_Block Diagram	42_LCD&Inverter CONN
03_Power Block Diagram	43_(LAN&CRT CONN)
04_SMBUS BLOCK DIAGRAM	44_MiniCard&Card Reader CONN
05_THERMAL/AUDIO BLOCK DIAGRAM	45_HDD&ODD&FAN CONN
06_Table of Content	46_KeyBoard&TouchPad&BT CONN
07_Clock Generator ICS9LPRS480	47_USB CONN
08_CPU_HT_LINK I/F_(1/4)	48_EEPROM&LED&Camera&RTC CONN
09_CPU_DDR_(2/4)	49_Audio Jack
10_CPU_Control&Debug_(3/4)	50_IO BOARD CONN
11_CPU_Power_(4/4)	51_Express Card Board CONN
12_DDR_DIMM1	52_Power Button&Hall Sensor&MDC
13_DDR_DIMM2	53_Miscellaneous Components
14_ATi-RS780M_HT_LINK&PCIE(1/4)	54_VGA-PCIE/LVDS(1/4)
15_ATi-RS780M_LVDS&CRT_(2/4)	55_VGA-TV/CRT/DP PORT(2/4)
16_ATi-RS780M_SidePort_(3/4)	56_VGA-POWER/GND(3/4)
17_ATi-RS780M_PWR&GD_(4/4)	57_VGA-MEMORY/STRAPS(4/4)
18_ATi-SB700_PCIE&PCI_(1/5)	58_VRAM
19_ATi-SB700_USB&GPIO_(2/5)	59_VRAM
20_ATi-SB700_SATA-IDE_(3/5)	60_CLOCK BLOCK DIAGRAM
21_ATi-SB700_POWER&GND_(4/5)	61_RESET BLOCK DIAGRAM
22_ATi-SB700_STRAPPING_(5/5)	62_POWER SEQUENCE
23_AUDIO CODEC IDT-92HD81	63_Change List-EE
24_(AUDIO AMP)	64_Change List-Power
25_Card Reader Realtek RTS5159	
26_LAN Realtek RTL8103EL	
27_KBC WPCE773L	
28_(Super I/O)	
29_THERMAL EMC2102	
30_Power On Logic	
31_Power Plane Enable	
32_DC IN/BATT CONN	
33_Charger MAX8731A	
34_VREG : +3.3V_ALW&+5V_ALW	
35_VREG : +VCC_CORE&+VDDNB	
36_(Reserve for Power)	
37_VREG : +1.1V_RUN	
38_VREG : +1.2V_RUN	
39_VREG : +1.8V_SUS&+0.9V_VTT	
40_VREG : +1.5V_RUN&+2.5V_RUN	

Main Source

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size Custom	Document Number Riya Discrete		Rev A00
Date: Wednesday, August 26, 2009		Sheet 1	of 65


RIYA Discrete Block Diagram

Project code : 91.4CX01.001
PCB P/N : 08267
Revision : -1



CHARGER	
MAX8731AETI-GP 33	
INPUTS	OUTPUTS
+DC_IN_SS	+PWR_SRC
+CHAGER_SRC	
SYSTEM DC/DC	
TPS51125RGER-GP 34	
INPUTS	OUTPUTS
+PWR_SRC	+5V_AUX
	+3.3V_RTC_LDO
	+5V_ALW
	+3.3V_ALW
AMD SB700 S5 POWER	
RT9013-12PB-GP 34	
INPUTS	OUTPUTS
+3.3V_ALW	+1.2V_ALW
CPU CORE	
ISL6265AHRTZ-T-GP 35	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE0
	+VCC_CORE1
	+VDDNB
AMD RS780M CORE	
RT8209BGQW-GP 37	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
AMD SB700 CORE	
RT8209BGQW-GP 38	
INPUTS	OUTPUTS
+PWR_SRC	+1.2V_RUN
DDR II SUS&VTT	
RT8209BGQW-GP 39	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS
DDR II SUS&VTT	
TPS51100DGQR-GP 39	
INPUTS	OUTPUTS
+1.8V_SUS	+0.9V_VTT
DDR II SUS&VTT	
TPS51100DGQR-GP 41	
INPUTS	OUTPUTS
+PWR_SRC	+VCC GFX CORE
PCB LAYER	
L1: Top	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Signal	
L7: GND	
L8: Bottom	

Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipet Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

Document Number

Rev

A3

Riya Discrete

A00


Date: Monday, August 24, 2009

Sheet 2 of 65


Switch

Size Custom	Document Number <i>Riya Discrete</i>	Rev A00
Date: Monday, August 24, 2009		Sheet 3 of 65


SB700 SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram




Audio Block Diagram





SSID = CLOCK

1'nd 68.00084.A31 (MURATA)
2'nd



A00

8/24
Change R701,R702,R704 from 0 ohm to short pad



X01

04/15 Add
1. Add EC703 For EMI


NBGP (100MHz)

WLAN (100MHz)

EXP (100MHz)

LAN (100MHz)

VGA (27MHz)




71.08628.003

A00

08/22 modify
change U702 to 71.08628.003.
2nd source is 71.09480.A03

XTAL

1'nd 82.30005.901
2'nd 82.30005.A51



CLKREQ# MAP

CLKREQ0#	No use
CLKREQ1#	CLKSRC1 MINI1
CLKREQ2#	CLKSRC2 EXPCARD
CLKREQ3#	No use
CLKREQ4#	No use

X01

04/08 modify
1.Change Clk gen,Mini Card SMBus from Ch1 to Ch0

VGA (100MHz)

CPU_CLK (200MHz)

CardReader (48MHz)

SB700_USB (48MHz)


NB OSCIN (14MHz)

SB OSCIN (14MHz)

OSC_14M_NB	
RS780M	1.1V 158R/90.9R

SB TYPE	R716
*SB700	EMPTY
SB710	STUFF

*DEFAULT



NB ALINK
(100MHz)
SB PCIE
(100MHz)
VGA M92
(27MHz)

SEL_HTT66 FS0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA FS1	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27MHz FS2	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
	0	100MHz differential spreading SRC clock

Main Source




Title			Rev
Clock Generator ICS9LPRS480			A00
Size	Document Number	Riya Discrete	
Custom			
Date:	Tuesday, August 25, 2009	Sheet	7 of 65

SSID = CPU

CPU TYPE	C801~C803
*Griffin	4.7uF
Tigris	10uF

*DEFAULT

CPU HT3.0



62.10055.111

SKT-BGA638H176

1'nd 62.10055.111

2'nd 62.10055.171

Main Source

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU HT_LINK I/F_(1/4)

Size

Document Number

Rev

Custom

Riya Discrete

A00

Date:

Wednesday, August 26, 2009








Sheet

8

of

65

SSID = CPU



Main Source



Title CPU_Power_(4/4)

Size A3	Document Number	Rev
	Riya Discrete	A00
Date: Tuesday, September 08, 2009	Sheet 11	of 65


SSID = MEMORY

PARALLEL TERMINATION




Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.

REVERSE TYPE





Decoupling Capacitor
Place these Caps near DM2



Main Source


SSID = MEMORY






PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_VTT



Main Source


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DDR DIMM2
-------	------------------

Size A2	Document Number Riya Discrete	Rev A00
------------	---	-------------------


Date: Wednesday, August 26, 2009 Sheet 13 of 65

SSID = N.B



A00
8/22
Change R1509 from 0 ohm to short pad

X01
04/17 Del
1. Del R1508, No reserve




X01
04/14 Del
1. Del R1510
Del R1511
,reserve closed-gap.
,reserve closed-gap.


GPIO MODE

STRP_DATA	VCC_NB
* 1	1.0V
0	1.1V

*DEFAULT



STRAP_DEBUG_BUS_GPIO_ENABLE# (RS780M use DAC_VSYNC)
0 : Enable * 1 : Disable
SIDE_PORT_EN# (RS780M use DAC_HSYNC)
0 : Available * 1 : Not available
LOAD_EEPROM_STRAPS# (RS780M use SUS_STAT#)
Selects Loading of STRAPS From EEPROM
* 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected
*DEFAULT




Main Source



ATI-RS780M_LVDS&CRT_(2/4)

Size A3 Document Number Riya Discrete Rev A00
Date: Thursday, September 03, 2009 Sheet 15 of 85

SSID = N.B




Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ATi-RS780M_SidePort_(3/4)		
Size	Document Number				Rev
A3	Riya Discrete				A00
Date:	Thursday, September 03, 2009	Sheet	16	of	85

SSID = N.B



SSID = S.B

SB700 A12 : 71 SB700 M05

14 ALINK_NBRX_SBTX_P0
14 ALINK_NBRX_SBTX_N0
14 ALINK_NBRX_SBTX_P1
14 ALINK_NBRX_SBTX_N1
14 ALINK_NBRX_SBTX_P2
14 ALINK_NBRX_SBTX_N2
14 ALINK_NBRX_SBTX_P3
14 ALINK_NBRX_SBTX_N3
14 ALINK_NBTX_SBRX_P0
14 ALINK_NBTX_SBRX_N0
14 ALINK_NBTX_SBRX_P1
14 ALINK_NBTX_SBRX_N1
14 ALINK_NBTX_SBRX_P2
14 ALINK_NBTX_SBRX_N2
14 ALINK_NBTX_SBRX_P3
14 ALINK_NBTX_SBRX_N3

+1.2V_RUN
+1.2V_RUN_PCIE_PVDD
L1801
BLM15AG221SS1D-GP
220 ohm 300mA
C1808
SCD1U10V2KX-4GP

20mil Width

Place R <100mils form pins T25,T24

7 SB_PCIE_CLK
7 SB_PCIE_CLK#

N25
N24
PCIE_RCLKP/NB_LNK_CLKP
PCIE_RCLKN/NB_LNK_CLKN

N23
N22
NB_DISP_CLKP
NB_DISP_CLKN

M24
M25
NB_HT_CLKP
NB_HT_CLKN

P17
P18
CPU_HT_CLKP
CPU_HT_CLKN

M23
M22
SLT_GFX_CLKP
SLT_GFX_CLKN

J19
J18
GPP_CLK0P
GPP_CLK0N

L20
L19
GPP_CLK1P
GPP_CLK1N

M19
M20
GPP_CLK2P
GPP_CLK2N

N22
N23
GPP_CLK3P
GPP_CLK3N

L18
J21
25M_48M_66M_OSC
25M_X1

J20
25M_X2

A3
X1

B3
X2

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#

G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP

F24
PROCOT#

F22
CPU_LDT_PWRGD

G25
CPU_LDT_STOP#


G24
CPU_LDT_RST#

F23
ALLOW_LDTSTP



SSID = S.B

X01

04/06 modify
1.Change SATA HD from Port-3 to Port-0




SB700
Part 2 of 5



X01

04/02 modify
1.Add SB GPIO48 To detect LCD Size
06/09 modify
1.Del R2009 R2010



A00
8/24
Change L2003 from 0 ohm to short pad

Layout Notice connect to cap then Gnd

TP2001	1	TP ROM RST#
TP2002	1	TP SPI DI
TP2003	1	TP SPI DO
TP2004	1	TP SPI CLK
TP2005	1	TP SPI HOLD#
TP2006	1	TP SPI CS#
TP2007	1	TP SB SATA ACT#
TP2008	1	TP SB GPIO13
TP2009	1	TP SB GPIO3
TP2011	1	TP SB GPIO49
TP2012	1	TP SB GPIO50
TP2013	1	TP SB GPIO52
TP2014	1	TP SB GPIO61

Main Source


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
ATi-SB700_SATA-IDE_(3/5)

Size	Document Number	Rev
Custom	Riya Discrete	A00


Date: Thursday, September 03, 2009 Sheet 20 of 65

SSID = S.B



SSID = S.B


REQUIRED STRAPS



REQUIRED SYSTEM STRAPS

	PCI_CLK2	PCI_CLK3	LPCCLK0	LPCCLK1	SB_AZ_RST#	SB_GPO17 , SB_GPO16 ROM TYPE:
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	IMC ENABLED	CLKGEN ENABLED (Use Internal)	ENABLE PCI ROM BOOT	H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	DISABLE PCI ROM BOOT DEFAULT	DEFAULTL, H = LPC ROM L, L = FWH ROM

DEBUG STRAPS




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

SSID = AUDIO

X01

06/16 modify
1.Change U2301 to new version
A00
9/8
Change U2301 to new version
from 71.92H81.E03 to 71.92H81.E03



Main Source

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **AUDIO CODEC IDT-92HD81**


Size Document Number
Custom **Riya Discrete**

Date: Tuesday, September 08, 2009 Sheet 23 of 65

Rev **A00**



SSID = SDIO

+3.3V_PHY




Please close to pin11 and pin33.



Please close to pin8.



+3.3V_RUN_CARD





- 44 XD_CD#
- 44 SD_WP
- 44 SD_CD#
- 44 XD_D4/SD_DAT1
- 44 XD_D5/MS_BS
- 44 XD_D3/MS_D1
- 44 SD_DAT0/XD_D6/MS_D0
- 44 XD_D2/MS_D2
- 44 MS_INS#
- 44 XD_D7/MS_D3
- 44 SD_CLK/XD_D1/MS_CLK
- 44 XD_D0
- 44 XD_WP#
- 44 XD_RDY
- 44 SD_DAT3/XD_WE#
- 44 SD_DAT2/XD_RE#
- 44 XD_ALE
- 44 XD_CE#
- 44 XD_CLE






X01
04/08 Del
1.Del R2504,C2510,R1817

A00
8/24
Change R2501,R2508,R2511,R2512 from 0 ohm to short pad
8/26
Del L2502




A00
8/22
Change R2509,R2510 from 0 ohm to short pad





SSID = Thermal





Main Source

DELL		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	THERMAL EMC2102		
Size	Document Number	Rev	
Custom	Riya Discrete	A00	
Date:	Wednesday, August 26, 2009	Sheet	29 of 65

```
SSID = Reset.Suspend
```

```
08/22 modify
change C3001 for sloving
CORE_RUN_EN signal shake.
```



Main Source



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>Power On Logic</i>
-------	------------------------------

Size A3	Document Number Riya Discrete
------------	---

Rev	
A00	


Date: Wednesday, August 26, 2009

Sheet 30 of

65

(Blanking)

Batt Connector



Main Source




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DC IN/BATT CONN
-------	------------------------


Size	Document Number	Rev
Custom	Riva Discrete	100

SSID = PWR.Plane.Regulator 3p3v5v

TPS51125RGER for +3.3V_ALW&+5V_ALW



RT9013 for +1.2V ALW



Main Source


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VREG : +3.3V_ALW&+5V_ALW			
Size A2	Document Number		Rev
	Riya Discrete		A00
Date:	Wednesday, August 26, 2009	Sheet 34 of	85

SSID = CPU.Regulator

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
O/P cap: 330U 2V EEFSXD31ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: VISHAY SIS406DN-T1-GE3/ 11.5mohm/14.5mOhm@4.5Vgs/ 84.00406.037




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
Isat =60Arms 68.R3610.20C
O/P cap: 330U 2V EEFSXD31ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SIR462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037
L/S: VISHAY SI71658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037


Main Source

SSID = PWR.Plane.Regulator_+1.1V_RUN


RT8209BGQW for +1.1V_RUN



SSID = PWR.Plane.Regulator_+1.2V_RUN




RT8209BGQW for +1.2V_RUN



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
O/P cap: 220U 2.5V TEPSLB20E227M(35)8R 35mOhm 1.558Arms NEC/TOKIN/ 77.C2271.26L
H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: VISHAY SIS406DN-T1-GE3/ 11.5mohm/14.5mOhm@4.5Vgs/ 84.00406.037
Ton = 300KOhm --> 250KHz

SSID = PWR.Plane.Regulator_+1.8V



RT8209BGQW for +1.8V_SUS



I/P cap: 100 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN DCR: 3.8 ~4.2ohm Isat = 33arms CYNTEC/ 68.1R510.10J
O/P cap: 330U 2.5V EEFX0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L
H/S: AOL1426 PowerPAK/ 10.2mohm/12.5mOhm@4.5Vgs/84.01426.037
L/S: AOL1412 PowerPAK/ 3.8mohm/4.65mOhm@4.5Vgs/ 84.01412.037
Switching freq-->250KHz


SSID = PWR.Plane.Regulator_+0.9V

TPS51100 for +0.9V_VTT




SSID = PWR.Plane.Regulator_1p5v

APL5930KAI for +1.5V_RUN



SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN



A00

8/22

Change PR4004 from 0 ohm to short pad

TPS51117RGYR for +VCC_GFX_CORE



Date: Tuesday, September 08, 2009 Sheet 41 of 65

SSID = VIDEO

X01

- 06/09 modify
1. Connect LCD1 pin37 to +LCDVDD
2. Del LCD1 pin38

LVDS CONNECTOR



A00


- 08/27 modify
1. Chang EC4202 Pin1 from LCD_TST to LCD_TST_CN

X01

- 06/25 modify
1. Del D4201 Add R4205
04/14 Del
1. Del R4203 ,reserve closed-gap


SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



X01

- 06/16 modify
1. Change +LCDVDD power solution

- 1'nd 84.03456.C3D
2'nd 84.00655.B3D

Main Source


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **LCD&Inverter CONN**

Size	Document Number	Rev
Custom	Riya Discrete	A00
Date:	Thursday, September 03, 2009	Sheet 42 of 65

SSID = Wireless

Mini Card Connector(802.11a/b/g)



A00


8/24
Change R4411,R4412 from 0 ohm to short pad

8/26
Del L4401



SSID = SDIO

SD/XD/MS Card Reader




Main Source




SSID = SATA

SATA HDD Connector




SSID = SATA

ODD Connector



SSID = Thermal

Fan Connector




Main Source


DELL		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title HDD&ODD&FAN CONN			
Size	Document Number	Rev	
Custom	Riya Discrete	A00	
Date: Wednesday, August 26, 2009		Sheet 45	of 65

SSID = KBC

Internal KeyBoard Connector




For EMI




SSID = Touch.Pad

TouchPad Connector



SSID = User.Interface


Bluetooth Module conn.



Main Source

SSID = USB


Right USB Port CONN



(Blanking)


SSID = Flash.ROM

SPI FLASH ROM (16M bits)




SSID = User.Interface

Camera Connector




SSID = User.Interface

Power/Battery LED



SSID = RBATT


RTC Connector



Main Source

SSID = AUDIO

Speaker Connector




A00


8/24

Change R4901,R4904,R4905,R4906,R4907,R4908 from 0 ohm to short pad


MIC IN



Internal Microphone




LINE1 OUT



X01

04/14 Change
1.Change netname from HP_MUTE to HP_MUTE#



X01

03/31 modify
1.Use low RDS(on) MOSFET on audio de-pop circuit

A00

8/22

Change Q4903 from 84.27002.N31 to 84.2N702.E31


9/8

DY Q4903,Q4904,Q4905,Q4906,Q4907.R4911

Main Source

SSID = PWR.Support

I/O Board Connector



Main Source


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	IO BOARD CONN
-------	----------------------


Size	Document Number	Rev
Custom	<i>Riya Discrete</i>	A00
Date:	Wednesday, August 26, 2009	Sheet 50 of 65


```
SSID = ExpressCard
```

Express Card Connector



+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA




Address	Value	Comment
AFTP121	0	CPPE#
AFTP122	1	PCIE NTX EXPRX F3
AFTP126	1	PCIE NTX EXPRX N3
AFTP195	1	PCIE NRX EXPTX F3
AFTP196	1	PCIE NRX EXPTX N3
AFTP198	1	EXP PCIE CLK
AFTP197	1	EXP PCIE CLK#
AFTP100	1	EXP CARD CLK_REQ#
AFTP105	1	PCIE WAKE#
AFTP103	1	PERST#
AFTP102	1	CPUSS#
AFTP107	1	USB4_P
AFTP103	1	USB4_N
AFTP104	1	SMB_DATA
AFTP111	1	SMB_CLK
AFTP113	1	LID_CLOSE#
AFTP101	1	+3.3V_ALW
AFTP102	1	+3.3V_CARD
AFTP106	1	+3.3V_CARDUAL
AFTP110	1	+1.5V_CLK
AFTP112	1	

(Blanking)

SSID = User.Interface




Power Board to Board CONN



(Blanking)



SSID = Mechanical

For EMI



x01


04/16 Add
1. Add C5300,C5301,C5302,C5303,C5304,C5305



Main Source


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Miscellaneous Components			
Size	Document Number	Rev	
Custom	Riya Discrete	A00	
Date:	Wednesday, August 26, 2009	Sheet	53 of 65

M92LP-S2 A12 : J310N



Size Custom	Document Number <i>Riya Discrete</i>	Rev <i>A00</i>
Date: Wednesday, August 26, 2009	Sheet 54 of 65	

SSID = VIDEO



Main Source


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Title	VGA-TV/CRT/DP PORT(2/4)
-------	-------------------------

Size A2	Document Number Riya Discrete	Rev A00
------------	---	-------------------

Date: Wednesday, August 26, 2009 Sheet 55 of 65

SSID = VIDEO




Main Source

Title **VGA-POWER/GND(3/4)**

Size A2	Document Number Riya Discrete
------------	---

Rev
A00

SSID = VIDEO



ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESE

GPIO3 , H2SYNC , V2SYNC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
★ 128MB 256MB 64MB 32MB 512MB 1GB 2GB 4GB	x000	ST Microelectronics	M25P05A	x100
	x001		M25P10A	x101
	x010		M25P20	x101
	Not Supported		M25P40	x101
	Not Supported		M25P80	x101
	Not Supported			
	Not Supported			
		Chingis (formerly PMC)	Pm25LV512A Pm25LV010A	x100 x101

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Transmitter Power Savings Enable 0= 50% Tx output swing * 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled * 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	* 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	* 0= Disable CLKREQ# power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCS#	Enable external BIOS ROM device * 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] * 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVFDATA(23:20) (Internal PD)	MEMORY TYPE, MAKE AND SIZE INFO ★ 0000 - GDDR2 64Nx16 500MHz HYNIX 0001 - GDDR2 64Nx16 500MHz SAMSUNG 0010 - Reserve 0011 - Reserve

*DEFAULT



Title **VGA-MEMORY/STRAPS(4/4)**

Size A2	Document Number Riya Discrete	Rev A00
------------	---	-------------------


Date: Wednesday, August 26, 2009 Sheet 57 of 65

SSID = VIDEO

VRAM

1'st 72.51G63.A0U

2'nd 72.41164.G0U




Main Source


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **VRAM_(1/2)**
Size Custom Document Number **Riya Discrete** Rev **A00**
Date: Wednesday, September 09, 2009 Sheet 58 of 65


SSID = VIDEO



CLOCK BLOCK DIAGRAM



RESET BLOCK DIAGRAM



DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/08/22	A00	1		change PQ3701,PQ3900,PQ4103,Q3104,Q4202,U2702,U5501 to 84.DMN66.03F	change low level ESD mos to high level material.	Power Team Power Team
		2		Change PQ3301,PQ3302,PQ3303,PQ3304,PQ3401,PQ3402,PQ3403,PQ4101,PQ4104,Q2602,Q2902,Q2903,Q3101,Q3102,Q3103,Q4903,Q5501 to 84.2N702.E31.	change low level ESD mos to high level material.	Power Team Power Team Power Team
		3	42	1.DY R4202, use R4205; 2.change R4202,R4205,R4203 from 0 to 100ohm 3.add R4210,R4211	protect KBC avoid LCD plug-in/out ESD damage.	Power Team Power Team
		4	30	change C3001 from 1uf to 0.1uf.	for sloving CORE_RUN_EN signal shake.	
		5	41	1.DY PWR_CNTL 0 circuit 2.change PR4117,PR4122 to 0 ohm resistor.	change for GFX power control	
		6	27	DY R2720, add R2718	change PCB version	
		7	7	change U701 to 71.08628.003.	change CLK_GEN main soure to Selligo	
		8	52	change R5201 from 0 ohm to 100 ohm.	for KBC ESD protect	
		9		change PR3420, PR3506, PR3514,PR3519,PR3529,PR3530,PR3532,PR3534,PR3912,PR3913,PR4004,R1509,R1920,R1921,R2509,R2510,R2724,R5101 from 0 ohm to short pad.	for cost down	
		10	19	Change R1903 from 11.8k to 10.7k	for USB issue	
		11	48	ADD PWR_LED_B AFTE Pad	for AFTE test	
		12		change R701,R702,R704,R1812,R1907,L2003,R2302,R2303,R2304,R2501,R2512,R2508,R2511,R2723,R2902,R3014,R3115,PR3316,PR3713,PR3904,PR4101,PR4105,R4411,R4412,R4901,R4904,R4905,R4906,R4907,R4908 from 0 ohm to short pad.	for cost down	
		13	37	Change PR3712 from 64.10R05.55L to 63.10033.15L Change PR3711 from 64.10025.6DL to 63.10334.1DL	for cost down	
		14		Del L2502,L4401.L4701,L4801	for PSE don't like co-layout	
		15	42	Chang EC4202 Pin1 from LCD_TST to LCD_TST_CN		
		16	48	Change R4802,R4807 from 0 ohm to short pad		
		17	49	Change R_USB11_N,R_USB11_P from U4702 Pin3,4 to Pin1,6		
		18	19	Change R1903 from 10K7R2D to 10k7R2F		0903
		19	35	Change PR3520 from 100K to 93.1K Change PR3521 from 18K to 24K	CPU_CORE OCP	0903
		20	41	Change PR4111 from 154K to 52.3K Change PC4112 from 0.047u to 0.1u	VGA_CORE OVP	0903
		21	42	1. Connect LCD1 pin38 to GFX_PWR_SRC 2. Del LCD1 pin37		0903
		22	47	Change R4701,R4702 from 0ohm to short pad		0903
		23		Change RS780 P/N to N131K,SB700 P/N to Y708D		0903
		24	18	Add TP_25M_X1,TP_25M_X2	ATE request	0908
		25	33	Change PC3306,PC3307,PC3314,PC3315 from 78.10622.53L to 78.10622.52L		0908
		26	49	DY Q4903,Q4904,Q4905,Q4906,Q4907.R4911		0908
		27	23	Change U2301 to new version,from 71.92H81.E03 to 71.92H81.G03		0908

Main Source

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change List - Power			
Size Custom	Document Number Riya Discrete		Rev A00
Date: Wednesday, September 09, 2009		Sheet 65	of 65